CPSC 121: Models of Computation Module 8: Sequential Circuits - - PowerPoint PPT Presentation

cpsc 121 models of computation
SMART_READER_LITE
LIVE PREVIEW

CPSC 121: Models of Computation Module 8: Sequential Circuits - - PowerPoint PPT Presentation

CPSC 121: Models of Computation Module 8: Sequential Circuits Module 8: Sequential Circuits By the start of class, you should be able to Trace the operation of a DFA (deterministic finite- state automaton) represented as a diagram on an input,


slide-1
SLIDE 1

CPSC 121: Models of Computation

Module 8: Sequential Circuits

slide-2
SLIDE 2

CPSC 121 – 2018W T1 2

Module 8: Sequential Circuits

By the start of class, you should be able to

Trace the operation of a DFA (deterministic finite- state automaton) represented as a diagram on an input, and indicate whether the DFA accepts or rejects the input. Deduce the language accepted by a simple DFA after working through multiple example inputs.

slide-3
SLIDE 3

CPSC 121 – 2018W T1 3

Module 8: Sequential Circuits

Quiz 8 feedback:

Well done. Many fine answers to the push-button light question. We will revisit this problem soon.

slide-4
SLIDE 4

CPSC 121 – 2018W T1 4

? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?

CPSC 121: the BIG questions:

  • 1. How can we build a computer that is able to

execute a user-defined program?

a) Computers execute instructions one at a time. b) They need to remember values, unlike the circuits you designed in labs 1, 2, 3 and 4. c) That is, a computer is a very large and very complicated sequential circuit.

Module 8: Sequential Circuits

slide-5
SLIDE 5

CPSC 121 – 2018W T1 5

Module 8: Sequential Circuits

By the end of this module, you should be able to:

Translate a DFA into a sequential circuit that implements the DFA. Explain how and why each part of the resulting circuit works.

slide-6
SLIDE 6

CPSC 121 – 2018W T1 6

Module 8: Sequential Circuits

Announcements:

Pre-class quiz #9 is due Monday November 12th at 19:00. Textbook sections:

Epp, 4th edition: 5.1 to 5.4 Epp, 3rd edition: 4.1 to 4.4 Rosen, 6th edition: 4.1, 4.2 Rosen, 7th edition: 5.1, 5.2

Assignment #4 is due tomorrow at 19:00.

slide-7
SLIDE 7

CPSC 121 – 2018W T1 7

Module 8: Sequential Circuits

Announcements (continued):

Midterm #2:

Friday at 17:30 Same locations as for midterm #1. No notes, textbook, calculator or other electronic equipment is allowed. We will supply the parts of Dave’s excellent formula sheet that you need for the midterm. Covers from predicate logic (with both types of quantifiers) up to the end of today’s class, as well as labs 4, 5, 6, 7.

slide-8
SLIDE 8

CPSC 121 – 2018W T1 8

Module 8: Sequential Circuits

Announcements (continued):

Pre-class quiz #10 is tentatively due Monday November 26th at 19:00. Textbook sections:

Epp, 4th edition: 6.1, 7.1 Epp, 3rd edition: 5.1, 6.1 Rosen, 6th edition: 2.1, 2.3 up to the top of page 136. Rosen, 7th edition: 2.1, 2.3 down to the bottom of page 141.

slide-9
SLIDE 9

CPSC 121 – 2018W T1 9

Module 8: Sequential Circuits

Module Summary

Latches, toggles and flip-flops. Using a DFA for branch prediction. Other problems and exercises.

slide-10
SLIDE 10

CPSC 121 – 2018W T1 10

Module 8.1: Latches, toggles and flip-flops

There are two types of Finite-State Automata:

Those whose output is determined solely by the final state (Moore machines).

Used to match a string to a pattern.

Input validation. Searching text for contents. Lexical Analysis: the first step in a compiler or an interpreter.

(define (fun x) (if (<= x 0) 1 (* x (fun (- x 1)))))

( define ( fun x ) ( if ( <= x 0 ) 1 ( * x ( fun ( - x 1 ) ) ) ) )

slide-11
SLIDE 11

CPSC 121 – 2018W T1 11

Module 8.1: Latches, toggles and flip-flops

Those that produce output every time the state changes (Mealy machines).

Examples:

Traffic lights controller. The push button example from quiz 8b. Predicting branching in machine-language programs

Light OFF Light ON Button pressed Button pressed

slide-12
SLIDE 12

CPSC 121 – 2018W T1 12

Module 8.1: Latches, toggles and flip-flops

A circuit that implements a finite state machine

  • f either type needs to remember the current

state:

It needs memory.

A latch A flip-flop A register (multiple side by side flip-flops with a common clock)

slide-13
SLIDE 13

CPSC 121 – 2018W T1 13

Module 8.1: Latches, toggles and flip-flops

Recall the latch from lab #5: When en is low, the MUX retains its current value. When en is high, it changes its value to d instead.

slide-14
SLIDE 14

CPSC 121 – 2018W T1 14

Module 8.1: Latches, toggles and flip-flops

Problem: Design a circuit that changes state every time a button is pushed.

? ?

slide-15
SLIDE 15

CPSC 121 – 2018W T1 15

Module 8.1: Latches, toggles and flip-flops

What signal does the button generate?

low high

slide-16
SLIDE 16

CPSC 121 – 2018W T1 16

Module 8.1: Latches, toggles and flip-flops

Complete the circuit...

Circuit to calculate the next state

slide-17
SLIDE 17

CPSC 121 – 2018W T1 17

Module 8.1: Latches, toggles and flip-flops

What is wrong with our solution?

a) We should have used XOR instead of NOT. b) The light will be in a random, unpredictable state. c) The delay introduced by the NOT gate is too long. d) There is some other problem with the circuit. e) Nothing is wrong.

slide-18
SLIDE 18

CPSC 121 – 2018W T1 19

Module 8.1: Latches, toggles and flip-flops

This toll booth has a similar problem.

From MIT 6.004, Fall 2002

slide-19
SLIDE 19

CPSC 121 – 2018W T1 20

Module 8.1: Latches, toggles and flip-flops

Instead use this:

From MIT 6.004, Fall 2002 P.S. Call this a “bar”, not a “gate”,

  • r we'll tie ourselves in (k)nots.
slide-20
SLIDE 20

CPSC 121 – 2018W T1 21

Module 8.1: Latches, toggles and flip-flops

The circuit version of this improved tollbooth is called a flip-flop:

slide-21
SLIDE 21

CPSC 121 – 2018W T1 22

Module 8.1: Latches, toggles and flip-flops

Assume the value stored in the flip-flop is 1 and d = 0. As long as the clock remains low:

1 1

slide-22
SLIDE 22

CPSC 121 – 2018W T1 23

Module 8.1: Latches, toggles and flip-flops

Observe that the two select input are never the same.

1 1

slide-23
SLIDE 23

CPSC 121 – 2018W T1 24

Module 8.1: Latches, toggles and flip-flops

Now the clock goes high:

1 1

slide-24
SLIDE 24

CPSC 121 – 2018W T1 25

Module 8.1: Latches, toggles and flip-flops

Now the clock goes low again:

1 1

slide-25
SLIDE 25

CPSC 121 – 2018W T1 26

Module 8.1: Latches, toggles and flip-flops

Finally we set d = 1:

1 1 1 1

slide-26
SLIDE 26

CPSC 121 – 2018W T1 27

Module 8.1: Latches, toggles and flip-flops

And we get the following improved circuit for

  • ur button and light problem:
slide-27
SLIDE 27

CPSC 121 – 2018W T1 28

Module 8: Sequential Circuits

Module Summary

Latches, toggles and flip-flops. Using a DFA for branch prediction. Other problems and exercises.

slide-28
SLIDE 28

CPSC 121 – 2018W T1 29

Module 8.2: Using a DFA for branch prediction

How do computers really execute programs?

Programs written in a high-level language (Racket, Java) are translated into machine language. A machine-language program is a sequence of very simple instructions.

Each instruction is a sequence of 0s and 1s. Each instruction also has a human-readable version

Humans don't like looking at long sequences of 0s and 1s. The human-readable version is not actually part of the program.

slide-29
SLIDE 29

CPSC 121 – 2018W T1 30

Module 8.2: Using a DFA for branch prediction

Example (modified to make it easier to understand):

(1) sum ← 0 (2) is n = 0? (3) if true go to 7 (4) sum ← sum + n (5) n ← n – 1 (6) goto 2

Some instructions like instruction 3 may tell the computer that the next instruction to execute is not the next in the sequence (4), but elsewhere (7).

slide-30
SLIDE 30

CPSC 121 – 2018W T1 31

Module 8.2: Using a DFA for branch prediction

To speed things up, a modern computer starts executing an instruction before the previous one is finished. This means that when it is executing

if true go to 7

it does not yet know if the condition is true, and hence does not know if the next instruction is

sum ← sum + n

  • r instruction number 7.
slide-31
SLIDE 31

CPSC 121 – 2018W T1 32

Module 8.2: Using a DFA for branch prediction

We want to use a DFA to predict the branch

  • utcome.

If we guess wrong, then we will ignore some of the work that was done.

We will keep track of two pieces of information:

What we will predict (F = not branch, T = branch). How confident we are that we are correct (F = not very, T = very).

  • nce we know if the branch was taken, we

update this information.

slide-32
SLIDE 32

CPSC 121 – 2018W T1 33

Module 8.2: Using a DFA for branch prediction

How many states will the Finite State Automaton have?

a) 2 b) 4 c) 8 d) Another value less than 8. e) Another value larger than 8.

slide-33
SLIDE 33

CPSC 121 – 2018W T1 35

Module 8.2: Using a DFA for branch prediction

Our prediction algorithm works as follows:

We are confident if the last two outcomes were the same, but not if they were different. We keep predicting one outcome until we have been wrong twice in a row. Being wrong twice in a row is the same as being wrong when we’re not confident about our prediction In this case we change prediction.

slide-34
SLIDE 34

CPSC 121 – 2018W T1 36

Module 8.2: Using a DFA for branch prediction

Hence we get the following DFA:

slide-35
SLIDE 35

CPSC 121 – 2018W T1 37

Module 8.2: Using a DFA for branch prediction

We can then turn this DFA into a sequential circuit, as described in Lab 8.

Number the states, starting with 0, and figure out how many bits you need to store the state number. Number the inputs, starting with 0, and figure out how many bits you need to represent the input. Layout enough D flip-flops to store the state (one per bit).

slide-36
SLIDE 36

CPSC 121 – 2018W T1 38

Module 8.2: Using a DFA for branch prediction

We can then turn this DFA into a sequential circuit, as described in Lab 8 (continued).

For each state, build a combinational circuit that computes the next state (and the output, if needed) given the input. Send all those into multiplexers, and use the current state as the control signal (so you only keep the correct one). Store the next state back into the D flip-flops.

slide-37
SLIDE 37

CPSC 121 – 2018W T1 39

Module 8: Sequential Circuits

Module Summary

Latches, toggles and flip-flops. Using a DFA for branch prediction. Other problems and exercises.

slide-38
SLIDE 38

CPSC 121 – 2018W T1 40

Module 8.3: Other problems and exercises

Real numbers:

We can write numbers in decimal using the format

(-)? d+ (.d+)?

where the ( )? mean that the part in parentheses is

  • ptional, and d+ stands for “1 or more digits”.

Design a DFA that will accept input strings that are valid real numbers using this format.

You can use else as a label on an edge instead of listing every character that does not appear on another edge leaving from a state.

slide-39
SLIDE 39

CPSC 121 – 2018W T1 41

Module 8.3: Other problems and exercises

Real numbers (continued)

Then design a circuit that turns a LED on if the input is a valid real number, and off otherwise.

Hint: Logisim has a keyboard component you can use. Hint: my DFA for this problem has 6 states.

Design a DFA for a vending machine that sells

  • ne of three items (lemon juice, whiteboard

markers, and corn flour) for 35¢ each. It should accept 5¢, 10¢ and 25¢ coins, and does not need to return change.